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Abstract—This paper presents the analysis of an efficient alter-
native interface circuit for MEMS electrostatic energy harvesters.
It is entirely composed by diodes and capacitors. Based on
modeling and simulation, the anti-phase gap-closing structure is
investigated. We find that when configured as a voltage multiplier,
it can operate at very low acceleration amplitudes. In addition,
the allowed maximum voltage between electrodes is barely limited
by the pull-in effect. The parasitic capacitance of the harvester
and non-ideal characteristics of electronic components are taken
into account. A lumped-model of the harvesting system has been
implemented in a circuit simulator. Simulation results show that
an output voltage of 22 V is obtained with 0.15 g input acceler-
ation. The minimum necessary ratio between the maximum and
minimum capacitances of the generators which allows operation
of the circuit, can be lower than 2. This overcomes a crucial
obstacle in low-power energy harvesting devices. A comparison
between the voltage multiplier against other current topologies
is highlighted. An advantage of the former over the latter is
to generate much higher saturation voltage, while the minimum
required initial bias and the minimum capacitance ratio in both
cases are in the similar levels.
Index Terms—MEMS, electrostatic energy harvester, voltage
multiplier, low-power system, diode-capacitor network
I. INTRODUCTION
V IBRATION-BASED energy harvesting canprovide reliable alternative power sources for
emerging miniaturized-electrical devices such as implant
medical/wireless sensors [1], [2]. As a key element connecting
the harvester and storage component or electrical load, power
electronic interface circuitry has gained significant interest
in recent years. Abundant research on circuit topology with
functions of voltage regulation, optimal power extraction
and damping control for energy harvesting systems has been
conducted and presented [3]–[7]. In this paper, we focus on
the power electronics for micro capacitive energy harvester.
Several topologies of power electronic interface circuit
for MEMS electrostatic energy harvesters are reported. For
instance, Yen et al. proposed a simplified circuit in which
a charge pump was used with a fly-back circuit to store
and transfer extracted energy [8]. The major drawback of
this architecture is that the storage capacitor acts as parasitic
capacitance to the energy converter, reducing the net power
harvested. The power consumption of the control unit of the
switch is also a challenging concern as it must be supported
by the generator, even in ASIC implementations [9], [10].
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In addition, the use of bulky inductor is not applicable to
miniaturization of the harvesting system.
Besides the switched-inductor topologies, diode-capacitor
voltage multipliers are widely used for converting an AC input
voltage into a DC output voltage. Based on Bennet’s doubler
of electricity, de Queiroz et al. proposed an inductor-less and
switch-less doubler circuit [11], [12]. The major advantage of
this topology is a simple and robust implementation. However,
the circuit requires a ratio Cmax/Cmin between maximum and
minimum capacitances of the variable capacitors to be greater
than 2. This is a critical challenge in practice since MEMS
harvesters tend to exhibit small variable capacitances, limited
by standard fabrication processes and device size.
An advanced topology for vibration electrostatic energy
harvesters was recently proposed by Lefeuvre et al. [13], [14].
An argument based on theoretical analysis using a rectangular
Q-V cycle suggests that this voltage multiplier can operate
with a minimum necessary capacitance ratio lower than 2.
However, one may have concerns regarding the accuracy of
this assumption for the complex dynamic behavior of the
circuit. Also, both simulations and experiments were for a
macro-scale rotating variable-capacitor with Cmin = 45 pF
and Cmax = 155 pF which clearly has Cmax/Cmin much
larger than 2.
This paper presents a new adaption of a voltage multiplier
circuit to MEMS energy harvesting. This capacitor-diode net-
work is based on the Greinacher’s voltage doubler which is the
basic stage of a multiplier circuit first proposed by Greinacher
in 1920 [15]. Since the micro energy harvesting system
typically provides low output voltage that is not acceptable to
switching converters, the multiplier topology is also a potential
solution to initially boost such voltage to start-up the active
elements of converter circuit [16]–[18]. A complete lumped
model including both mechanical and electrical domains is
investigated. Parasitic capacitance of the generators and diode
losses are taken into account. System dynamics are analyzed
using a SPICE simulator. The performance of the introduced
multiplier configuration is then compared to several circuits of
the same family [13], [19].
II. ENERGY HARVESTER MODEL
Figure 1 shows the 2D geometry of the electrostatic energy
harvester, which is used as a vehicle to explore the operation
of a voltage multiplier configuration. The device includes
two fixed electrodes attached to the frame and two variable
electrodes on the proof mass suspended by four non-linear
springs. The maximum displacement Xmax is limited by me-
chanical end-stops. Though an in-plane anti-phase gap-closing
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Fig. 1. Anti-phase gap-closing vibration energy harvester.
asymmetric transducer is early used in sensing applications
[20], [21], it is the first time introduced as an energy generator
through this paper. An advantage of such structure is the capa-
bility to obtain large range of capacitance variation with small
displacement, which allows the device to operate efficiently at
relatively low input excitations. Meanwhile, the pull-in voltage
is kept to an remarkably high value due to the anti-phase
behavior of the two transducers. These characteristics make
the structure interesting to investigate.
The capacitances CI and CII as functions of the proof mass
displacement are
CI/II
(
x
)
= Cp + C1/2
(
x
)
, (1)
C1
(
x
)
= C0
1(
1 + xg1
)(
1− xg2
) , (2)
C2
(
x
)
= C0
1(
1− xg1
)(
1 + xg2
) (3)
where C0 is the nominal capacitance of transducers, Cp
presents for the parasitic capacitance. The gaps between mov-
able electrode and fixed electrodes g1 and g2 must be satisfied
the condition Xmax < g1 < g1 + 2Xmax < g2 so that the
anti-phase characteristics is fulfilled ∂CI∂x
∂CII
∂x < 0.
The nonlinear squeeze-film damping is proved to be es-
sential to capture the device behavior [22], [23]. Meanwhile,
the hardening restoring force could be useful to increase
the device stability during operation. Along with the power
conversion circuitry, the effect of the mechanical end-stops
on the performance of a harvesting system is significant and
cannot be ignored [24]. Therefore, all of them needs to be
taken into account in device modeling. The dynamic of the
spring-mass-damper system is then given by
mx¨+B
(
x
)
x˙+ Fm
(
x
)
+ Fe
(
x
)
+ Fs
(
x
)
= F (4)
where m is the inertial mass and F = mA cos
(
ωt
)
is the
external force. Including the squeeze-film damping of the
gap-closing capacitor structure [25] and an additional linear
damping, the total damping force of the harvesters is B
(
x
)
x˙,
where
B(x) = bl +
bn(
1 + xg1
)3 + bn(
1− xg2
)3
+
bn(
1− xg1
)3 + bn(
1 + xg2
)3 . (5)
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Fig. 2. Lumped-model of electrostatic energy harvester configured as a
voltage multiplier.
Fm is the mechanical restoring force, which we consider on
the Duffing-spring polynomial form
Fm
(
x
)
= k1x+ k3x
3. (6)
The electrostatic force is represented by
Fe
(
x
)
=
1
2
q21
d
dx
1
C1
(
x
)
+ Cp
+
1
2
q22
d
dx
1
C2
(
x
)
+ Cp
(7)
where q1 and q2 are the charges on the two transducers. A
stray capacitance Cp in parallel with the variable capacitance
is also included in the model. Fs is the impact force between
the movable mass and the rigid end-stops at the ultimate
displacement |x| > Xmax, which can be simplified as [26]
Fs
(
x
)
= ksδ + bsδ˙ (8)
where ks is the impact stiffness, bs is the damping coefficient
accounting for the impact loss and δ = |x| − Xmax is the
deformation displacement between the proof mass and the end-
stops during impact.
Based on the above equations, the equivalent circuit for
the anti-phase gap-closing electrostatic energy harvesters is
shown in Figure 2. Along with that is the proposed interface
circuit, which includes two, namely, biasing capacitor Cb1
and Cb2 and five low-leakage diodes D1, D2, D3, D4 and
D5 (abbreviation, D1−5). The output of the interface circuit
is connected to a storage capacitor Cs where the generated
energy is stored. Cs is initially precharged to a voltage of V0.
All model parameters are listed in Table I and are chosen close
to the parameters of the MEMS electrostatic energy harvesters
in [27].
III. OPERATION AND DYNAMICS OF THE TWO-STAGE
VOLTAGE MULTIPLIER
In order to investigate the potential benefit of the circuit,
the MEMS transducers are designed so that the capacitance
variation ratio is
η =
Cmax + Cp
Cmin + Cp
= 1.55. (9)
3TABLE I
MODEL PARAMETERS
Parameters Values
Proof mass, m 30.4 mg
Linear stiffness, k1 675.1 Nm−1
Hardening nonlinear stiffness, k3 2.7e7 Nm−3
Slide-film air damping, bl 2.5e-5 Nsm−1
Squeeze-film air damping, bn 2.7e-5 Nsm−1
Nominal capacitance, C0 36.26 pF
Parasitic capacitance, Cp 8.5 pF
Lower gap between movable and fixed electrodes, g1 16 µm
Upper gap between movable and fixed electrodes, g2 40 µm
Maximum displacement, Xmax 6.5 µm
Impact stiffness, ks 3.36e6 Nm−1
Impact damping, bs 0.44 Nsm−1
Bias capacitance, Cb1/b2 0.5 nF
Storage capacitance, Cs 10 nF
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Fig. 3. The capacitance variation in anti-phase gap-closing transducers.
It is also the minimum ratio that is required for the harvester
to work as a voltage multiplier. Note that the critical ratio for
operation of the Bennet’s doubler is ηcr = 2, or even larger
when the electrical losses are included. The variable capacitors
here vary between Cmin = 30.79 pF and Cmax = 52.53 pF.
The capacitance variation of the two transducers are shown in
Figure 3.
A dynamic model of the low-leakage diode BAS716 [28]
is used for simulations in LT-SPICE, taking into account
non-ideal properties such as built-in junction voltage, leakage
current and p-n junction capacitance. The SPICE model is
much more complicated and realistic than constant-voltage-
drop model or piecewise linear model. The capacitance value
of the storage capacitor is first arbitrarily chosen large enough
Cs = 10 nF to minimize the ripple voltage at the DC
output, while the biasing capacitance is kept much smaller
Cb1 = Cb2 = Cb = 0.5 nF to minimize start-up time.
Figure 4 shows waveforms of the voltages across capacitors
and currents through diodes together with the proof mass
displacement in the same time interval. The voltages across
Cb1/b2 and Cs increase slowly as functions of period of
time, while that of variable capacitors have AC characteris-
tics depending on the amplitude and frequency of the input
acceleration. Use of the non-ideal diode model results in
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Fig. 4. Simulated waveforms of the proof mass displacement, voltages across
capacitors and currents through diodes. The input acceleration amplitude is
A = 0.5 g. The driving frequency is kept at the constant value f0 =
√
k1
m
=
750 Hz and the initial bias voltage is V0 = 12 V.
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Fig. 5. The time evolution of the voltage across Cb1 and Cs denoted as
VC1 and Vout respectively, for different input acceleration A = 0.15 g and
A = 0.25 g.
strongly complex behavior of the diode currents. To analyze
the complicated operation of the circuit, a sequence of four
stages can be identified during a cycle.
In the first stage, from t0 to t1, C1(x)
(
C2(x)
)
start
increasing (decreasing) from the minimum (maximum) value.
Conditions VC2 + VCb1 > VC1 > VC2 , VC1 > VCb1 + VCb2
and Vout + VCb2 > VC1 > Vout are satisfied. All the diodes
are blocked and the charges of C1 and C2 can be treated as
constants.
The second stage is from t1 to t2. At the beginning, VC1
continues decreasing while VC2 is increasing. When VC2 >
VC1 , D1 is conducting and C1 is charged by C2. Also, VCb1+
VCb2 > VC1 leads to conduction of the diode D3 and the
current flows from Cb1, Cb2 to C1. This stage ends when C1
reaches the minimum value Cmin and VC1 starts to rise.
In the next stage from t2 to t3, all diodes D1−5 are reverse-
biased, for the same reasons as above. However, C1 now is
decreasing from the maximum value Cmax and the voltage
across it increases again. The opposite happens to C2.
In the final stage from t3 to t4, VC1 first continues increasing
while VC2 decreases. This situation prevails until VC1 becomes
larger than VC2 + VCb1 and the diode D2 begin to conduct
transferring charge from C1 and C2 to Cb1. Then, the voltage
across C1 changes only very slightly. In addition, when
VC1 > Vout + VCb2 , the current flows from C1 and Cb2 to Cs
while D4 is conducting. When C1 reaches Cmax, all conditions
mentioned in the first stage occur and a new cycle starts. Note
that the condition Vout > VC1 is rarely satisfied. The current
that transfers the charge from Cs to C1 through the diode D5
is small and negligible. However, D5 still plays a vital role
for pre-charging C1 at the very beginning of operation. In
principle, D5 can be disconnected through a switch in series
after the first several cycles. This technique could result in
higher saturation voltage [29], but is not our objective in this
paper. Therefore, we choose to keep D5 as part of the voltage
multiplier, so that the attractive simplicity of the circuit is not
compromised.
Figure 5 shows the time evolution of the output voltage with
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Fig. 6. Variation of the saturation voltage with different acceleration ampli-
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drive frequency f = f0 = 12pi
√
k1
m = 750 Hz, acceleration
amplitudes A = 0.15 g and A = 0.25 g and initial pre-charge
voltage V0 = 8 V. The energy stored in Cs initially increases.
The steady state is obtained after several cycles of operation
and the accumulated voltage Vout is saturated at a certain
level due to the effect of the electromechanical coupling [30].
Higher voltages result in stronger electrostatic forces causing
a decrease of the proof mass displacement, and therefore η.
Higher input acceleration leads to a larger value of saturation
voltage Vsat. For instance, A = 0.25 g gives Vsat = 29.36 V
while that of A = 0.15 g is Vsat = 22.32 V.
If the variable capacitor C1 is replaced by a sinusoidal input
voltage source v(t) = Vin cos(ωt) and all losses in diodes
are neglected, the value of Vout is supposed to be two times
higher VCb1 and therefore Vout = 4Vin. However, the relation
becomes much more complicated when the input source is
the actual voltage generated by MEMS energy harvester, i.e.
VC1 , since this voltage is now dependent on the mechanical
vibration and may have time-varying amplitude. For example,
the ratio of Vout/VCb1 are 1.61 and 1.58 for A = 0.25 g and
A = 0.15 g respectively. Simulation results also show that
A = 0.12 g is the minimum required acceleration for efficient
operation of the circuit, at the resonant frequency f = f0.
Figure 6 shows variation of the output voltage at steady
state obtained from simulations for each pair of acceleration
amplitude and frequency (A, f ). At a particular acceleration,
when the vibration frequencies are within a certain range
around the mechanical resonance, the system harvests energy
and the voltage increases towards saturation. For frequencies
outside this range, the necessary condition η ≥ 1.55 is not
satisfied due to small proof mass displacement. All the stored
energy from precharge of the capacitor will then be dissipated
resulting in zero output voltage after a certain time. It is clear
that larger excitation strengths create a wider band of useful
drive frequencies.
In order to understand the characteristics observed in Figure
6, we first consider dynamics of the proof mass at steady state.
A comparison of normalized signal waveform x/Xmax for
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different acceleration amplitudes is shown in Figure 7 where
A = 0.15 g and A = 0.35 g are taken as examples. Further
simulation results show that, in the range of A = 0.15 g−0.30
g, the displacement barely reaches the maximum value Xmax
and hence Fs = 0. For higher excitation levels, the electrostatic
force drives the proof mass toward (closer to) one side of
the end-stop and the impact force between them periodically
occurs.
We now examine an effective stiffness Keff of the anti-phase
gap-closing device at steady state, which is given by
Keff = <e

∫ T
0
FME
(
t
)
e−jωtdt∫ T
0
x
(
t
)
e−jωtdt
 , (10)
where FME = Fm+Fe+Fs. The signals of x
(
t
)
, Fm
(
t
)
, Fe
(
t
)
and Fs
(
t
)
are extracted from simulations. The ratio between
the effective resonant frequency feff =
√
Keff/m/2pi and the
mechanical resonant frequency is then
fr =
feff
f0
=
√
Keff
k
. (11)
Figure 8 shows the changes of fr versus acceleration am-
plitude. In case of A ∈ [0.15 g, 0.30 g], the resonant peak
of the transducer is shifted downwards along with the rise
of bias voltage due to the softening effect of the nonlinear
electrostatic force. Therefore, lower input frequencies result
in higher voltages. When A > 0.30 g, the impact force
dominates the electrostatic force and performs the hardening
nonlinearity. The resonant peak thus increases in accordance
with acceleration amplitudes and the output responses tend to
increase with higher frequencies.
0 5 10 15 20 25 30 35 40
0
10
20
30
40
50
60
Time [s]
V
o
u
t
[V
]
 
 
Cb = 0.07 nF
Cb = 0.70 nF
Cb = 7.00 nF
Fig. 9. The time evolution of the output voltage Vout across Cs for different
values of Cb.
10−1 100 101
101
102
Cb [nF]
S
ta
rt
−
u
p
[s
]
 
 
10−1 100 101
20
30
40
50
60
V
sa
t
[V
]
 
 
Fig. 10. Start-up time for different values of Cb.
Our previous work showed that the saturation voltage of
the Bennet’s doubler circuit does not depend on the initial bias
V0, and can be optimized by increasing the mechanical quality
factor and adjusting stiffness [30]. These statements are still
valid with the voltage multiplier configuration. In this paper,
we continue exploring other aspects of the circuit such as effect
of the biasing capacitor on start-up time (i.e., the time duration
from the beginning to when the output voltage is saturated)
and dependence of the ripple voltage on the storage capacitor.
It is clearly that minimum start-up time and minimum ripple
voltage would be desirable.
For simplification, all fixed capacitances are chosen equal
Cb1 = Cb2 = Cb. Figure 9 depicts the effect of Cb on the
evolution of output voltage over time. The biasing capacitance
Cb almost does not affect the saturation voltage Vsat, but has
strong influence to the required time duration until Vsat is
achieved. Therefore, the start-up time can be minimized with
respect to Cb so that the circuit can produce the same expected
amount of the DC voltage faster. The start-up time used to
distinguish between the transient and steady states is deter-
mined once the output voltage reaches 98% of the saturation
610−2 10−1
0
0.5
1
1.5
Cs [nF]
R
ip
p
le
[V
]
 
 
10−2 10−1
30
35
40
45
50
V
sa
t
[V
]
 
 
Fig. 11. The output DC voltage and the corresponding ripple with different
values of Cs.
voltage. Simulation results obtained for a wide range of Cb are
shown in Figure 10. The saturation voltage can be considered
unchanged, while the shortest start-up time tmin ≈ 7.5 s is
found around Cb = 0.4 nF. Larger capacitances result in
longer changing time for each multiplier-stage and thus slow
down the start-up, but too small ones even increase the time
sharply due to the undesired dynamic loading condition. From
another perspective, Cb has a significant impact on the cycle-
to-cycle multiplication factor z of the output voltage. The
argument is similar to the one that was used to explain the
influence of the storage capacitor on z for the Bennet’s doubler
circuit [11], [30].
Simulation results for the voltage ripple and the corre-
sponding saturation voltage versus the storage capacitances
are shown in Figure 11. The ripple is determined as (Vmax −
Vmin)/2, where Vmax and Vmin are the highest and lowest
peaks of the output voltage at steady state. Meanwhile, the
saturation voltage is Vsat ≈ (Vmax + Vmin)/2. The ripple is
found to be about 35 mV when Cs = 0.5 nF and increase with
decrease of Cs. Vsat is slightly reduced when Cs < 50 pF is
used. Since our objective is to obtain a DC output voltage,
it is desirable to choose as large a value of the capacitance
Cs as possible in order to minimize the ripple. However, the
analysis presented in Figure 10 also holds for Cs, meaning that
larger capacitances result in longer start-up time. Therefore, a
good trade-off is needed here to keep both the ripple and start-
up time at reasonable levels that are dependent on particular
requirements of the output specifications.
At the input acceleration A = 0.12 g and the drive fre-
quency f = f0, simulations obtained for the low-losses diode
BAS716 show that V0 = 6 V is the minimum required initial
bias for efficient operation of the circuit, so-called critical
voltage Vcr. In previous work we proved that the use of a
MOSFET connected in a diode-configuration as an alternative
to the p+n diode could significantly reduce Vcr. Moreover,
the diode-connected MOSFET is also a convenient option for
integrated circuits. With the same MOSFET parameters given
in [30], the value of Vcr can be further lowered to 1.9 V.
IV. GENERALIZED N-STAGE VOLTAGE MULTIPLIER
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Fig. 12. Multi-stage voltage doubler circuit - Configuration (I).
The introduced circuit can be generalized to an N-stage
voltage doubler as depicted in Figure 12, where N is an
integer and N ≥ 3. Each intermediate stage j ∈ [2, N − 1]
includes two biasing capacitors Cb[2(j−1)], Cb[2(j−1)+1] and
two rectifier diodes D2j−1, D2j. The fly-back diode D2N+1 is
connected between the storage capacitor Cs of the final stage
and the variable capacitor C1. D2N+1 plays exactly the same
role as D5 does in Figure 2.
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Fig. 13. Operation of multi-stage voltage doubler circuit: stage II and IV.
Despite of complex dynamics of the voltage multiplier
configuration, we can also simplify and divide its operation
over one cycle into four sequence stages that are similar to
the Section III. Since all diodes Di (i ∈ [1, 2N + 1]) are
blocked in the first and the third stages, we consider two
main topologies regarding directions of the parallel currents
across diodes and capacitors. Both are represented in Figure
13. Though diode D2N+1 is required for initially charging
C1, its conduction is insignificant during operation of the
harvesting system, and therefore is disregarded. In the first
topology, only D2j−1 (j ∈ [1, N ]) are conducting. Charges
are pumped from capacitor C1 and Cb[2(k−1)−1] into C2 and
Cb[2(k−1)] (k ∈ [2, N ]) respectively. This stage stops when
7Q
VO Vs (VC1)max
Q
L
=
C
m
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V
QR
=C
mi
nV
Saturation
Fig. 14. Succession of charge-voltage cycles of C1
the proof mass displacement reaches the maximum value
x = Xmax. The second topology corresponds to discharge of
C2 and Cb[2(k−1)] into Cb[2(k−1)−1] and Cs due to conduction
of diodes D2j. Until x = −Xmax, all Di are blocked again and
a new cycle starts. Observing that the currents flow in parallel
branches in the conducting regime and the doubler stages are
connected in series, such a voltage multiplier configuration can
be classified as a parallel-series charge-pump or parallel-series
switched/diode-capacitor network.
Based on the dynamic simulation, the operation of capacitor
C1(x) can be approximated by a Q-V cycle depicted in Figure
14. In the left and the right sides, the Q-V diagram is bounded
by the lines corresponding to maximum and minimum values
of the variable capacitance: QL = CmaxV and QR = CminV .
The area of each parallelogram is roughly equal to the har-
vested energy per cycle [31], and is modified over cycles
in a complicated manner. It is very small at the beginning
and gradually increases in the conversion regime. When the
output voltage across the storage capacitor Cs approaches the
saturation voltage Vout ≈ Vsat, the shape of the Q-V cycle
becomes thinner. At n −→ ∞, it degenerates to the line,
meaning that the mechanical energy is no longer captured.
Here, n is the number of cycles. The similarity was observed
from the Q-V cycle represented for the charge-pump circuit
with resistive fly-back [32], [33].
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Fig. 15. Output voltage at saturation versus input acceleration with different
value of the number of stages N .
Figure 15 shows the saturation voltage of the circuit versus
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Fig. 16. Dependence of the ratio between average power lost in both electrical
damping and impact force and mechanical damping on input acceleration
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Fig. 17. Minimum value of the capacitance ratio ηmin versus number of
stages N .
the input accelerations for various number of stages N .
Considering the two-stage voltage doubler N = 2, there is
a rapid increase of the saturation voltage corresponding to
increase of A ∈ [0.15 g, 0.30 g]. However, higher acceleration
amplitudes result in very slight rise of Vsat. Similar behaviors
are also observed for N ≥ 3. To understand the reason for this
phenomenon, we consider the relation between the work done
against both electrostatic and impact forces and the energy lost
in mechanical damping per cycle, which is characterized by
the ratio
Lr =
∫ T
0
[Fe
(
t
)
+ Fs
(
t
)
] x˙
(
t
)
dt∫ T
0
B(t) x˙(t)2 dt
(12)
where the electrostatic force Fe
(
t
)
, the impact force Fs
(
t
)
, the
time-dependent damping B
(
t
)
and the proof mass velocity
x˙
(
t
)
are extracted from simulations at steady state. The
variation of Lr versus acceleration amplitude for N = 2 and
N = 3 are depicted in Figure 16 as examples. Sufficiently high
accelerations (i.e., A > 0.3 g with N = 2 and A > 1.0 g with
N = 3) result in collisions between the proof mass and the
end-stops even at steady state. The coincidence between the
figure 15 and 16 shows that the energy losses due to impacts
make the saturation voltage increase very little with A.
In addition, there is a range of input excitation that N-stage
multiplier circuit with N ≥ 3 performs worse than the case
of N = 2. For instance, the 3-stage voltage multiplier only
gives more benefit on the saturation voltage than the 2-stage
configuration when A is equal or greater than a certain value
called critical acceleration, in detail A ≥ Acr = 0.94 g. It
is also observed that Acr decreases with increase of N , e.g.
Acr ≈ 0.84 g with N = 7. All those behaviors are due to
effect of the strong nonlinear electrostatic force.
8One important criteria to evaluate and highlight the per-
formance of the voltage multiplier is its capability to work
with micro-scale energy harvesters or low power systems. The
minimum value of the capacitance ratio ηmin for different
N is given in Figure 17, with input acceleration A = 0.5
g. In the ideal case, the prerequisite condition for operation
of the circuit is that η must be greater than the threshold
η∗ = N+1N [34]. It is interesting to note that η
∗ and ηmin can
be decreased by increasing N . When the electrical losses are
taken into account, ηmin is slightly higher than η∗. Even so, the
presented configuration is a promising solution to overcome
the challenging obstacle of MEMS devices which typically
have η < 2 due to the limitation of device size, micro-
fabrication process and presence of parasitic capacitance.
Based on the analyses above, it can be concluded that with
the use of the anti-phase gap-closing devices, 2-stage voltage
multiplier is a better option for transducers with higher ratio
η operating at low input acceleration amplitudes while 3- or
more-stage ones are prefer in the opposite cases.
V. COMPARISON OF DIFFERENT TOPOLOGIES OF THE
VOLTAGE MULTIPLIER
Due to mentioned problems, there are only a few circuits
for which successful realizations, at least in theory, have
been reported so far. A topology proposed by Lefeuvre et
al. [13] was given that the minimum necessary ratio η for
its operation can be lower than 2. The argument is based
on theoretical analysis of the rectangular Q-V cycle alone,
there are no concrete evidences in both dynamic simulations
and measurements. Instead, the experimental validations were
carried out using a single rotating variable capacitor driven
by a DC motor, with nearly Cmax = 45 pF and Cmin = 155
pF. From the same group, a similar contribution was made
in [18], where Cmin = 25 pF and Cmax = 125 pF. It is
clearly that the ratio Cmax/Cmin in both cases is much lager
than 2. In the same manner, the work of Karami et al. [19]
presented a series-parallel charge-pump conditioning circuits
which are generalized from the Bennet’s doubler. However,
this contribution is limited to an electrical domain study only.
One may concern about the effect of the electromechanical
coupling on the full dynamics of the energy harvesters.
In this paper, we choose to compare our voltage multiplier
configuration with the one in [13]. The series-parallel voltage
doubler [19] is explored and discussed afterward, due to some
limitations that are revealed by our simulation results.
Besides the circuit shown in Figure 12, an anti-phase
structure may provide us another configuration where each
transducer produces a single output voltage, see Figure 18. The
insignificant anti-phase AC signals referred as ripple voltages
are neglected. The two output voltages can be considered equal
V1 = V2, which is the symmetric characteristics of the circuit.
Similarly, we can divide the circuit configurations proposed by
Lefeuvre et al. into two varieties that are depicted in Figure
19. Each cell 2, N is an adaptation of the Greinacher voltage
doubler. In configuration (IV) we also get V
′
1 = V
′
2 . For a
fairly comparison, we classify four different configurations
into two group: (I)/(III) and (II)/(IV), as each group shares
the same number of electrical outputs.
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t=0
Cp Cs2
V0
t=0
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–
+
–
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V2
Fig. 18. Symmetric multi-stage voltage doubler circuit - Configuration (II).
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Fig. 19. Schematic diagram of the self-biased interface circuits [13].
Figure 20 and 21 shows the evolution of output voltage for
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Fig. 20. Time evolution of output voltage: configuration (I) and (III).
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Fig. 21. Time evolution of output voltage: configuration (II) and (IV).
configuration (I)/(III) and (II)/(IV) respectively, with the input
acceleration A = 1.5 g, drive frequency f = f0, initial bias
V0 = 8 V and the number of stage N = 3. It should be noted
that η = 1.55 is not enough for efficient operation of both
configurations (II) and (IV) with N = 2. The end-time of
simulations are t(I)end = 2.8, t
(II)
end = 65, t
(III)
end = 1.3, t
(IV)
end = 4
seconds. A major disadvantage of the configuration (II) over
the others is its long start-up time, which however can be
shortened by carefully choosing the biasing/storage capacitor
and increasing V0. For example, the start-up time of the
configuration (II) reduces from 30.6 s with V0 = 8 V and
Cb = 0.5 nF to 7.4 s with V0 = 9 V and Cb = 0.2 nF.
We see that the output voltage of configuration (I) saturates at
much higher value than that of configuration (III). The same
phenomenon is observed when configuration (II) is compared
to configuration (IV).
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Fig. 22. Saturation voltage Vsat versus number of stages N : comparison
between configuration (I) and (III).
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Fig. 23. Saturation voltage Vsat versus number of stages N : comparison
between configuration (II) and (IV).
These above simulations are extended for various stage
number N with different input acceleration amplitudes. The
saturation voltage results are presented in Figure 22 and 23.
In both cases, the introduced topology shows the superiority
in comparison with previous work by Lefeuvre et al. Not only
that, the remarkable gap of saturation voltage between the two
topologies also raises with increase of N . The number of stage
has a strong influence on the saturation voltage of the circuits.
For configurations (III) and (IV), Vsat decreases as N increases
due to parasitic effect of the constituent capacitor of each stage
and power losses in diodes. Though the configuration (I) can
overcome this challenge, the voltage gain is less than linear as
more stages are introduced. The behavior of the configuration
(II) is a bit more complicated, however, the voltage changes
are small in general.
The difference in performance between the configurations
(I) and (III) can be explained by their physical mechanisms.
For configurations (I), each stage is a modified voltage doubler,
it also acts as an intermediate charge reservoir. An amount of
energy stored in stage j−th is transferred into stage (j+1)−th
in the next operation cycle, which keeps going until it reaches
and then is stored in Cs. Meanwhile, only a small amount
of charge is transferred from Cs into C1, making the voltage
across C1 to be built up very slowly. Considering configuration
(III), in contrary, the harvested energy is pumped from C1
to Cs through the intermediate capacitor C2 alone. However,
both C1 and C2 are charged by a built-in voltage multiplier
circuit that may include up to N cells. This process causes
the voltages across the two variable capacitors to increase too
fast, leading to rapid rise of the electrostatic force and decrease
of the proof mass displacement as a consequence. Hence, the
output voltage saturates at a lower level. That is also the reason
why configuration (I) tend to have longer start-up time than
configuration (III). Similar behaviors can be correspondingly
inferred for the other configurations (II) and (IV).
The minimum required values of η and V0 for four con-
figurations are compared in pairs in Table II. Since the
differences between them are not so significant, advantages
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TABLE II
COMPARISON OF MINIMUM REQUIRED η AND V0 BETWEEN FOUR
CONFIGURATIONS WITH N = 2
Configuration (I) (III) (II) (IV)
ηmin 1.55 1.44 1.68 1.62
(V0)min 6.0 4.5 10.0 10.0
of the proposed topologies are not overshadowed.
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D2
Cb
V0
t=0
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C2(x)
Cp
D4 D6
Fig. 24. Series-parallel charge-pump circuit with N = 2, by Karami et al.
[19].
10−2 10−1 100 101
0
5
10
15
20
Time [s]
O
u
tp
u
t
v
ol
ta
ge
[V
]
 
 
V0 = 7 V
V0 = 10 V
V0 = 5 V
V0 = 6 V
V0 = 4 V
V0 = 3 V
V0 = 9 V
V0 = 8 V
Fig. 25. Evolution of the output voltage for different values of the initial bias
V0 ranging from 3 to 10 V.
The topology reported by Karami et al. is shown in Figure
24 for N = 2, adapted from [19]. The same switch-capacitor
configuration can be found in [35]. Simulation results show
that the circuit cannot operate with η = 1.55. Instead, the
minimum required ratio of the capacitance variation is much
higher than that, ηmin = 2.1. Unlike other voltage multiplier
circuits, the saturation voltage here strongly depends on the
initial bias, but the voltage gain Vsat/V0 is very small, e.g.,
Vsat ≈ 22 V when V0 = 20 V. Moreover, Vsat/V0 > 1 only if
V0 > 6 V.
The saturation voltage could be significantly improved when
the device with high ratio of η = 2.61 is used. The correspond-
ing maximum displacement is now Xmax = 11 µm. The time
evolution of the output voltage across the storage capacitor Cs
is presented in Figure 25 with various values of the initial bias
V0. Since higher V0 results in higher Vsat, the investigation
of the minimum pre-charge voltage is irrelevant in this case.
Such a phenomenon has not been revealed in [19] since only
electrical domain was investigated. These results confirm the
essential role of the electromechanical coupling on the circuit
performance, which cannot be ignored in studying the system
dynamics.
VI. CONCLUSION
This paper presents a new configuration of a voltage mul-
tiplier for MEMS electrostatic energy harvesters. The anti-
phase gap-closing transducers were modeled and utilized in
the study. Without switches and inductive elements, the circuit
proved to be suitable for ultra-low power implementation.
Effect of the component imperfections such as parasitic ca-
pacitance of the transducer and diode non-idealities on the
system performance are taken into account. The influence of
biasing capacitances on start-up time and the dependence of
the ripple voltage on the storage capacitor were explored. The
analyses shown that the saturation voltage depends on both the
nonlinearities of the electrostatic force and the impact force
at high acceleration amplitudes. In comparing to previously
reported circuits that are also based on the voltage doubler, the
alternative topology presented in this paper can operate with
a ratio of capacitance η lower than 2. The minimum value of
η can be reduced by increasing the number of doubler stages
N . The introduced configuration has shown the superiority on
the saturation voltage compared to earlier work published in
the literature.
With the assessment that the electrostatic force of the in-
plane overlap-varying harvester is proportional to the proof
mass displacement (i.e., which is very different from the anti-
phase gap-closing devices), performance of such a transducer
structure when configured as N-stage voltage multiplier is
interesting for further investigation.
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